

# A 1-V 3.8–5.7-GHz Wide-Band VCO With Differentially Tuned Accumulation MOS Varactors for Common-Mode Noise Rejection in CMOS SOI Technology

Neric H. W. Fong, *Member, IEEE*, Jean-Olivier Plouchart, *Member, IEEE*, Noah Zamdmer, Duixian Liu, *Senior Member, IEEE*, Lawrence F. Wagner, *Member, IEEE*, Calvin Plett, *Member, IEEE*, and N. Garry Tarr, *Member, IEEE*

**Abstract**—In this paper, a 1-V 3.8–5.7-GHz wide-band voltage-controlled oscillator (VCO) in a 0.13- $\mu\text{m}$  silicon-on-insulator (SOI) CMOS process is presented. This VCO features differentially tuned accumulation MOS varactors that: 1) provide 40% frequency tuning when biased between 0–1 V and 2) diminish the adverse effect of high varactor sensitivity through rejection of common-mode noise. This paper shows that, for differential LC VCOs, all low-frequency noise such as flicker noise can be considered to be common-mode noise, and differentially tuned varactors can be used to suppress common-mode noise from being upconverted to the carrier frequency. The noise rejection mechanism is explained, and the technological advantages of SOI over bulk CMOS in this regard is discussed. At 1-MHz offset, the measured phase noise is  $-121.67$  dBc/Hz at 3.8 GHz, and  $-111.67$  dBc/Hz at 5.7 GHz. The power dissipation is between 2.3–2.7-mW, depending on the center frequency, and the buffered output power is  $-9$  dBm. Due to the noise rejection, the VCO is able to operate at very low voltage and low power. At a supply voltage of 0.75 V, the VCO only dissipates 0.8 mW at 5.5 GHz.

**Index Terms**—CMOS, common-mode noise rejection, differential tuning, flicker noise, MOS varactor, phase noise, RF, silicon-on-insulator (SOI), voltage-controlled oscillator (VCO), wide-band.

## I. INTRODUCTION

AS MODERN CMOS technology feature size is scaled down to deep submicrometer, very thin gate oxide is required to maintain short-channel effects at an acceptable level. This leads to low breakdown voltage of the device and, therefore, the supply voltage  $V_{DD}$  has to decrease in proportion. The lowering of  $V_{DD}$  reduces power dissipation of digital circuits, but imposes many challenges to analog/RF

designs [3], and the voltage-controlled oscillator (VCO) is no exception. The most obvious problem is the reduction of voltage swing, which lowers the output power and degrades the phase noise, as described in Leeson's formula [4]. This can be partially resolved by using a complementary topology to improve the phase noise [5].

Another problem, which is often overlooked, is the frequency-tuning range. A limited frequency-tuning range has always been a notorious problem for VCOs in CMOS technology. Varactors using reverse-biased diode junction capacitance from a  $p^+/n$ -well gives limited tuning range around a few percent and poor  $Q$  around 20 at 1 GHz [6]. The lowering of the voltage supply due to technology scaling further complicates the tuning problem. For example, as the technology advances from 0.35- to 0.13- $\mu\text{m}$  lithography, the maximum supply  $V_{DD}$  drops from 3.3 to 1.2 V. The range of the varactor control voltage decreases accordingly, resulting in reduced frequency tuning range if the varactor gain remains the same. Therefore, for low-voltage CMOS VCOs to achieve respectable performance, a high- $Q$  and high-sensitivity varactor is required.

The accumulation MOS (AMOS) varactor [7]–[9] offers a solution to this problem. High- $Q$  AMOS varactors giving  $C_{\max}/C_{\min}$  of five with  $\pm 1$ -V tuning voltage have been demonstrated in a 0.13- $\mu\text{m}$  silicon-on-insulator (SOI) CMOS technology [1], and a VCO with over 50% frequency tuning<sup>1</sup> was measured [10] using this technology. However, a high  $C_{\max}/C_{\min}$  ratio over a low voltage tuning range implies high varactor sensitivity  $k_v$ , which is unfavorable to phase noise performance, as described by the modified Leeson's formula [12], [13]

$$L(\Delta f, k_v) = 10 \log \left\{ \left( \frac{f_o}{2Q\Delta f} \right)^2 \left[ \frac{FkT}{2P_s} \left( 1 + \frac{f_c}{\Delta f} \right) \right] + \left( \frac{k_v v_n}{2k_{LC}\Delta f} \right)^2 \right\} \quad (1)$$

<sup>1</sup>The typical tuning range of a VCO is 15%–20% to cover process and temperature variation. A wide-band VCO like this can be used for dual-band operation, such as local oscillator (LO) frequency generation of both 2.4- and 5-GHz band for IEEE 802.11a and IEEE 802.11b wireless local area network (WLAN) application.

Manuscript received November 22, 2002; revised February 6, 2003. This work was supported by Micronet and by the Natural Sciences and Engineering Research Council of Canada.

N. H. W. Fong is with Cognio Canada Inc., Ottawa, ON, Canada K2K 3G3 and also with the Department of Electronics, Carleton University, Ottawa, ON, Canada K1S 5B6 (e-mail: nfong@doe.carleton.ca).

J.-O. Plouchart and D. Liu are with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA.

N. Zamdmer and L. F. Wagner are with the IBM Microelectronics Semiconductor Research and Development Center, Hopewell Junction, NY 12533 USA.

C. Plett and N. G. Tarr are with the Department of Electronics, Carleton University, Ottawa, ON, Canada K1S 5B6.

Digital Object Identifier 10.1109/TMTT.2003.815273






Fig. 2. (a) Single-tuned and (b) differentially tuned varactor.

In summary, it has been shown that differential tuning can be used to reject common-mode noise, reducing the upconversion of low-frequency noise, such as flicker noise and shot noise, which would have been upconverted near the carrier through varactor modulation.

### III. DESIGN AND TECHNOLOGY

As shown in Fig. 1, the VCO is an  $LC$  cross-coupled differential circuit with both PMOS and NMOS latches, which generate negative resistance to cancel losses in the  $LC$  resonator. The AMOS varactors are differentially tuned for common-mode noise rejection, and the key for good noise rejection is varactor symmetry. A varactor is perfectly symmetrical if

$$C_{gg}(v_{C0} + v_C) = C_{ss}(v_{C0} - v_C) \quad (9)$$




Fig. 3. (a) n-type AMOS varactor structure. (b) Cathode excitation. (c) Anode excitation.

where  $v_{C0}$  is a constant voltage that gives nominal capacitance  $C_0$ , and  $v_C$  is the control voltage.  $C_{gg}$  is the device capacitance when the varactor is operated with the diffusion (source and drain) and substrate<sup>4</sup> terminals shorted together and an RF small-signal applied to the gate [cathode excitation, Fig. 3(b)]. If the small-signal RF input is applied to the diffusion with all other terminals grounded, the capacitance is  $C_{ss}$  [anode excitation, Fig. 3(c)].  $C_{ss}$  is always larger than  $C_{gg}$  since the former includes extrinsic capacitance between the diffusion and substrate  $C_{sb}$ .

SOI offers much better device symmetry compared to bulk technology. Consider the cross sections of an n-type AMOS varactor in both technologies, as shown in Fig. 4. While  $C_{sb}$  of SOI is the buried oxide capacitance  $C_{box}$  underneath the active area, the substrate capacitance for bulk is the depletion capacitance of the n-well. Instead of a fixed high- $Q$  capacitor as in SOI, the depletion capacitance is a reverse pn junction that behaves as a low- $Q$  voltage-dependent varactor. Hence, this parasitic diode not only lowers the  $Q$ , but also couples substrate noise to the resonator, degrading the phase noise of the VCO.

The measured  $C$ - $V$  characteristic at 1 GHz are shown in Fig. 5. The varactor has a  $C_{max}/C_{min}$  about six over a tuning voltage of  $\pm 1$  V, and  $C_{gg}$  is virtually the mirror image of  $C_{ss}$ , as described in (9). Therefore, varactors in SOI are highly symmetrical, and are more suitable for implementation as differentially tuned varactors than AMOS varactors offered in bulk technology.

The monolithic inductor is a horseshoe-shaped single loop with a diameter of 460  $\mu\text{m}$ , as shown in the micrograph. The measured inductance is 0.85 nH and  $Q$  is above 20 between

<sup>4</sup>Substrate node for bulk technology only.




Fig. 4. Cross section and extrinsic capacitances of AMOS varactor in: (a) bulk and (b) SOI technology.




Fig. 5. Measured varactor  $C$ - $V$  and  $Q$ - $V$  (of  $C_{66}$ ) characteristics at 1 GHz.

3.8–5.7 GHz, as shown in Fig. 6. The inductor is fabricated in a standard digital copper process.

The VCO uses bias-T source followers as the output buffers. The inductive choke inside the bias-T is used to provide high ac impedance and stability for the source follower. Hence, small transistors can be used to provide enough output current drive without loading the VCO core heavily. Finally, for demonstration purpose only, transistor sizing was used to control the VCO current instead of using a current source.

#### IV. EXPERIMENTAL RESULTS

##### A. Frequency Tuning

The VCO was measured using wafer probing together with a 26.5-GHz HP8563 spectrum analyzer with a phase-noise module. The dependence of frequency on varactor tuning




Fig. 6. Measured single-ended measurement of horseshoe inductor.




Fig. 7. Frequency versus tuning voltage at 1-V  $V_{DD}$  of differentially tuned VCO.

voltage at 1-V  $V_{DD}$  is shown in Fig. 7. The differential tuning voltage  $v_{dtune}$  is related to  $v_C^+$  and  $v_C^-$  by

$$v_C \pm = \left( \frac{V_{DD}}{2} \right) \pm v_{dtune}. \quad (10)$$

For example, if  $v_{dtune}$  is 0 V, then  $v_C^+$  is 0.5 V and  $v_C^-$  is 0.5 V. If  $v_{dtune}$  is  $-0.5$  V, then  $v_C^+$  is 0 V and  $v_C^-$  is 1 V. For a tuning voltage between 0–1 V, the carrier frequency can be tuned from 3.812 to 5.716 GHz, achieving a 40% tuning range. This wide tuning range is made possible by the high  $C_{max}/C_{min}$  ratio of the AMOS varactor. Note that while many low-voltage VCOs [10][15][16] use higher voltages to achieve the required frequency tuning, this differentially tuned VCO only requires  $\pm 0.5$  V, making it a true 1-V oscillator.

##### B. Common-Mode Rejection Ratio (CMRR)

The common-mode rejection of the varactor was measured. At 1-V  $V_{DD}$ , a common-mode voltage was applied such that  $v_C^+ = v_C^-$ , and the result is summarized in Table I. The frequency variation is within 2%, while the phase-noise variation is within  $\pm 1$  dB. Therefore, it is concluded that the varactors are highly

TABLE I  
COMMON-MODE PERFORMANCE MEASUREMENT

$v_C^+ = v_C^-$	$f_c$	phase noise @ 1-MHz offset
0.0 V	4.492 GHz	-117.00 dBc/Hz
0.5 V	4.401 GHz	-117.83 dBc/Hz
0.6 V	4.404 GHz	-118.33 dBc/Hz
1.0 V	4.475 GHz	-118.50 dBc/Hz

symmetrical, which should result in good common-mode noise rejection. A figure-of-merit (FOM) is introduced to provide a numerical standard for the performance of common-mode rejection. In analog circuit design, CMRR [14] is defined as

$$\text{CMRR} = \frac{A_d}{A_c} \quad (11)$$

where  $A_d$  is the differential gain, and  $A_c$  is the common-mode gain.  $A_d$  is similar to  $k_v$ , which can be extracted from the frequency-voltage curve shown in Fig. 7. Meanwhile,  $A_c$  is estimated from the frequency deviation from the common-mode measurement, defined as

$$k_{vCM} = \frac{\text{maximum change in } f_c}{\text{change in } v_C}. \quad (12)$$

In this design, maximum change in center frequency is 4.492–4.401 GHz, which is 0.091 GHz, and the change in  $v_C$  is 0.5 V, therefore the common-mode varactor sensitivity is 0.182 GHz/V. Hence, the CMRR is

$$\text{CMRR} = 20 \cdot \log \left( \frac{k_v}{k_{vCM}} \right) \quad (13)$$

which gives 20 dB. Thus, the upconverted noise is expected to be suppressed by 20 dB.

### C. Phase Noise

The phase noise was measured at several different frequencies across the wide tuning range. At 1-V  $V_{DD}$ , the best phase noise is -121.67 dBc/Hz at 1-MHz offset, measured at the lower frequency bound (3.812 GHz at  $v_{dtune}$  of -0.5 V), where the VCO sensitivity is minimal and the inductor  $Q$  is near its peak. At the middle of the range (4.4 GHz at  $v_{dtune}$  of 0 V),  $k_v$  is high and the phase noise is -117.83 dBc/Hz at 1-MHz offset. At the upper end of the tuning range (5.716 GHz at  $v_{dtune}$  of 0.5 V), the phase noise is -111.67 dBc/Hz at 1-MHz offset. The phase noise was also measured for  $V_{DD}$  between 0.75–1.4 V, and the results are summarized in Fig. 8.

To evaluate the phase-noise improvement of differential tuning over a conventional single-ended tuning scheme, a reference VCO with the same inductor and transistors, but a single-ended varactor topology, as shown in Fig. 2(a), was fabricated and measured. At 4.4 GHz, with both VCOs operating in the high  $k_v$  region (middle of the tuning range), the phase noise was measured and compared, as shown in Fig. 9. At 1-MHz offset, the differential-tuning topology improves the phase noise by approximately 9 dB. Due to common-mode rejection, the upconverted low-frequency noise near the 100-kHz offset is filtered out, offering a cleaner frequency spectrum.




Fig. 8. Phase noise versus  $V_{DD}$  differentially tuned VCO.




Fig. 9. Phase-noise comparison at 4.4 GHz.

The comparison is summarized in Table II. At low  $k_v$ , where the  $C$ - $V$  curve is nearly flat, the lowest phase noise is measured for both VCOs. As the operation moves to the mid-rail, the varactor sensitivity increases, and the phase noise degrades due to noise injection and higher frequency of oscillation, as predicted by (1). However, despite a higher  $k_v$ , the phase-noise degradation is not as severe as in the reference VCO. This clearly demonstrates the effectiveness of noise rejection of the differentially tuned VCO.

### D. Power Dissipation and VCO FOM

The dc power dissipation  $P_{dc}$  is plotted in Fig. 10, and the VCO FOM is defined as

$$\text{FOM} = L\{\Delta f\} - 20 \log \left( \frac{f_o}{\Delta f} \right) + 10 \log \left( \frac{P_{dc}}{1 \text{ mW}} \right) \quad (14)$$

where  $L\{\Delta f\}$  is the measured phase noise at the frequency offset  $\Delta f$  from the carrier at  $f_o$ , and  $P_{dc}$  is the measured dc power dissipation in milliwatts, as plotted in Fig. 11. The reference VCO dissipated 2–3 mW depending on the frequency of

TABLE II  
PERFORMANCE SUMMARY OF SINGLE-ENDED AND DIFFERENTIAL VARACTORS

design	frequency $f_o$ [GHz]	sensitivity $k_v$ [GHz/V]	phase noise [dBc/Hz]
reference [10]	3.0	0.0	-120.8
	4.4	2.0	-109.0
differentially-tuned	3.8	0.0	-121.7
	4.4	2.4	-117.8




Fig. 10. DC power dissipation of differentially tuned VCO.




Fig. 11. FOM measurement of differentially tuned VCO.

operation, which is approximately the same as the differentially tuned topology. The output power for both VCOs are  $-9$  dBm. The differentially tuned VCO has the lowest power dissipation achieved at  $0.75$ -V  $V_{DD}$ , where only  $0.8$  mW of power is drawn at  $5.5$  GHz, with the output power of  $-14$  dBm. To the author's knowledge, this VCO has the lowest power dissipation compared to any published CMOS VCO at this frequency. Meanwhile, the reference VCO can only operate down to  $0.83$  V, drawing approximately  $1$  mW at that frequency. The best FOM is  $-189$  dBc/Hz achieved at  $1$ -V  $V_{DD}$ .




Fig. 12. Micrograph of differentially tuned VCO.

## V. SUMMARY

In this paper, the design and measured characteristic of differentially tuned complementary  $LC$  VCOs with 40% tuning range has been presented. The VCO has demonstrated that differentially tuned varactors can provide wide tuning range and reject common-mode noise. The buried oxide of SOI makes AMOS varactors higher  $Q$  and more symmetric than those in bulk technology, and this has the significant advantage for common-mode rejection in a differentially tuned topology. At  $1$ -V  $V_{DD}$  and  $1$ -MHz offset, the nominal phase noise ( $4.4$  GHz at  $v_{dtune}$  of  $0$  V) is  $-117.83$  dBc/Hz and the FOM is  $187$  dBc/Hz. The power consumption is between  $2.3$ – $2.7$  mW, and the buffered output power is  $-9$  dBm. If the VCO is operated at  $0.75$ -V  $V_{DD}$ , the circuit only draws  $0.8$  mW of power, the lowest power dissipation of any published CMOS VCO. The VCO occupies a total area of  $650 \mu\text{m} \times 460 \mu\text{m}$ , excluding the pads, as shown in the micrograph of Fig. 12.

## ACKNOWLEDGMENT

The authors would like to thank D. Friedman, M. Soyuer, M. Oprysko, and G. Shahidi, all of IBM, Yorktown Heights, NY, and J. Rogers, Carleton University, Ottawa, ON, Canada, for their advice and support.

## REFERENCES

- [1] N. Zamdmer, A. Ray, J.-O. Plouchart, L. Wagner, N. Fong, K. Jenkins, W. Jin, P. Smeys, I. Yang, G. Shahidi, and F. Assaderaghi, "A  $0.13 \mu\text{m}$  SOI CMOS technology for low-power digital and RF application," in *IEEE VLSI Technology Symp.*, 2001, pp. 85–86.
- [2] N. Fong, J.-O. Plouchart, N. Zamdmer, D. Liu, L. Wagner, C. Plett, and G. Tarr, "A  $1$  V  $3.8$ – $5.7$  GHz differentially-tuned VCO in SOI CMOS," in *IEEE Radio Frequency Integrated Circuit Conf.*, June 2002, pp. 75–78.
- [3] D. Buss, "Device issues in the integration of analog/RF functions in deep submicron digital CMOS," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, 1999, pp. 423–426.

- [4] D. Leeson, "A simple model of feedback oscillator noise spectrum," *Proc. IEEE*, vol. 54, pp. 329–330, Feb. 1966.
- [5] A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators," *IEEE J. Solid-State Circuits*, vol. 34, pp. 717–724, May 1999.
- [6] C.-M. Hung and K. O., "A packaged 1.1-GHz CMOS VCO with phase noise of  $-126$  dBc/Hz at a 600-kHz offset," *IEEE J. Solid-State Circuits*, vol. 35, pp. 100–103, Jan. 2000.
- [7] P. Andreani, "On the use of MOS varactors in RF VCO's," *IEEE J. Solid-State Circuits*, vol. 35, pp. 905–910, June 2000.
- [8] H. Ainspan and J. O. Plouchart, "A comparison of MOS varactors in fully-integrated CMOS LC VCO's at 5 and 7 GHz," in *IEEE Eur. Solid-State Circuits Conf.*, 2000, Available [Online]. <http://www.ess-circ.org/esscirc2000/proceedings/pdf/143.pdf>.
- [9] N. Fong, G. Tarr, N. Zamdmir, J.-O. Plouchart, and C. Plett, "Accumulation MOS varactors for 4 to 40 GHz VCO's in SOI CMOS," in *IEEE Int. SOI Conf.*, 2002, pp. 158–160.
- [10] N. Fong, J.-O. Plouchart, N. Zamdmir, D. Liu, L. Wagner, C. Plett, and G. Tarr, "A low-voltage multi-GHz VCO with 58% tuning range in SOI CMOS," in *IEEE Custom Integrated Circuit Conf.*, May 2002, pp. 423–426.
- [11] M. Tiebout, "Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS," *IEEE J. Solid-State Circuits*, vol. 36, pp. 1018–1024, July 2001.
- [12] U. L. Rohde and D. P. Newkirk, *RF/Microwave Circuit Design for Wireless Applications*. New York: Wiley, 2000.
- [13] J. Rogers, J. Macedo, and C. Plett, "The effect of varactor nonlinearity on phase noise of completely integrated VCOs," *IEEE J. Solid-State Circuits*, vol. 35, pp. 1360–1367, Sept. 2001.
- [14] R. Gregorian and G. Temes, *Analog MOS Integrated Circuits for Signal Processing*. New York: Wiley, 1986.
- [15] A. Mostafa, M. El-Gamal, and R. Rafla, "A sub-1-V 4-GHz CMOS VCO and a 12.5-GHz oscillator for low-voltage and high-frequency application," *IEEE Trans. Circuits Syst. II*, vol. 48, pp. 919–926, Oct. 2001.
- [16] F. Svelto, S. Deantoni, and R. Castello, "A 1 mA,  $-120.5$  dBc/Hz at 600 kHz from 1.9 GHz fully tunable LC CMOS VCO," in *IEEE Custom Integrated Circuits Conf.*, 2000, pp. 577–580.



**Jean-Olivier Plouchart** (M'97) was born in Paris, France, in 1966. He received the M.S. and Ph.D. (with honors) degrees in electrical engineering from Paris VI University, Paris, France, in 1988 and 1994, respectively.

He spent ten months with Alcatel Telspace during his M.S. studies, where he was involved with the design of MESFET GaAs monolithic microwave integrated circuits (MMICs) for satellite telecommunications. From 1989 to 1990, he was a Scientist Consultant with the Etablissement Technique Central de l'Armement (ETCA) as part of his military service. From 1990 to 1994, he was with the French Telecom Laboratory (CNET), during which time he developed the GaAs HBT technological process and designed HBT MMICs for DCS1800 radio communications and high bit-rate optical communications. In 1994, he joined The University of Michigan at Ann Arbor, as a Research Fellow, where he designed high-speed circuits using a 100-GHz InP HBT process. In 1996, he joined the IBM T. J. Watson Research Center, Yorktown Heights, NY, as a Research Scientist, where his research involved the design of SiGe BiCMOS and CMOS RFIC circuits for WLAN applications. He currently manages the development of SOI technology for low-power and high-speed SOC applications at the IBM Microelectronics Semiconductor Research and Development Center, Hopewell Junction, NY. He has authored or coauthored over 30 publications in journals and conferences.



**Noah Zamdmir** received the Ph.D. degree in electrical engineering from the Massachusetts Institute of Technology (MIT), Cambridge, in 1999.

Since 1999, he has been with the IBM Semiconductor Research and Development Center, Hopewell Junction, NY, where he is involved with SOI technology development. His research interests include high-frequency device characterization and modeling, and the optimization of SOI CMOS technology for SOC applications.



**Neric H. W. Fong** (S'95–M'02) was born in Hong Kong, in 1974. He received the B.Eng. degree in electrical engineering and Ph.D. degree from Carleton University, Ottawa, ON, Canada, in 1997 and in 2002, respectively. His doctoral dissertation concerned the study of low-voltage RF and mixed-signal analog integrated circuit (IC) design in CMOS SOI technology.

From 1995 to 1999, he was with Nortel Networks and Philips Semiconductor Inc., where he was involved with high-speed bipolar and CMOS device modeling and RF characterization. In 2000, he joined the IBM T. J. Watson Research Center, Yorktown Heights, NY, for a five-month work term, during which time he designed low-voltage RF front-end circuits in CMOS SOI for technology demonstration. Since this time, he has performed joint research with the IBM SOI Group. In 2002, he joined Cognio Canada Inc., Ottawa, ON, Canada, where he is currently an RFIC Design Engineer. He recently developed an RF front-end product for WLAN applications. He is also an Adjunct Research Professor with Carleton University, where he has continued his research in high-speed and low-voltage circuits in SOI technology.

Dr. Fong was the recipient of the 2002 Best Student Paper Award at the RFIC Symposium and the 2002 Analog Device Designer Award.



**Duixian Liu** (S'85–M'86–SM'98) received the B.S. degree in electrical engineering from XiDian University, Xi'an, China, in 1982, and the M.S. and Ph.D. degrees in electrical engineering from The Ohio State University, Columbus, in 1986 and 1990, respectively.

From 1990 to 1996, he was with Valor Enterprises Inc., Piqua, OH, initially as an electrical Engineer and then the Chief Engineer. He designed an antenna product line ranging from 3 MHz to 2.4 GHz for the company. Since April 1996, he has been with the IBM Thomas J. Watson Research Center, Yorktown Heights, NY, as a Research Staff Member. His research interests are antenna design, electromagnetic modeling, digital signal processing, and communications technology. He has authored or coauthored over 30 journal and conference papers. He holds 12 patents and five pending.

Dr. Liu was the recipient of the 1994 Presidential "E" Award for Excellence in Exporting. He was the two-time recipient of the IBM Outstanding Technical Achievement Award in both 2001 and 2003 for his contributions to the integrated antenna subsystems for laptop computers.



**Lawrence F. Wagner** (M'82) received the B.S. degree in physics from the Massachusetts Institute of Technology (MIT), Cambridge, in 1960, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1969 and 1981, respectively. His thesis concerned the first direct observation of silicon surface states using ultraviolet photoelectron spectroscopy.

From 1961 to 1968, he was with the U.S. Army Electronics Command, Fort Monmouth, NJ, during which time he investigated the design of micropower integrated logic circuits. He completed a post-doctoral assignment with the University of Hawaii, Honolulu, HI, where he observed and modeled the angular dependence of X-ray photoelectrons. Since 1981, he has been with the IBM Microelectronics Semiconductor Research and Development Center, Hopewell Junction, NY, where he is currently a Senior Technical Staff Member. His research at the IBM Microelectronics Semiconductor Research and Development Center has specialized in device modeling, concentrating on bipolar transistors, and Schottky diodes (from 1981 to 1994) and on SOI MOS transistors (from 1994 to the present). His current work includes developing SOI models for foundry and application-specific integrated circuit (ASIC) customers, and the measurement and modeling of SOI transistors for high-frequency operation. He has authored or coauthored over 75 publications. He holds five patents.

Dr. Wagner is a member of the American Physical Society. He was the recipient of the 1989 IBM Outstanding Innovation Award for "Semiconductor Device Modeling and Design."



**Calvin Plett** (S'82–M'82) received the Ph.D. degree in electrical engineering from Carleton University, Ottawa, ON, Canada, in 1991.

From 1982 to 1984, he was with Bell-Northern Research. In 1989, he joined the Department of Electronics, Carleton University, where he is currently an Associate Professor. His research interests include the design of analog and RF integrated circuits, including filter design, and communications applications. He has been involved in collaborative research with various companies including Nortel

Networks, Conexant Systems, and SiGe Semiconductor over the last number of years.



**N. Garry Tarr** (M'86) was born in Vancouver, BC, Canada, in 1956. He received the B.Sc. degree in physics and the Ph.D. in electrical engineering from the University of British Columbia, Vancouver, BC, Canada, in 1977 and 1981, respectively.

Since 1982, he has been a faculty member with the Department of Electronics, Carleton University, Ottawa, ON, Canada, where he is currently a Professor. His main research interest is in silicon device physics and technology.